Part Number Hot Search : 
NME0312D AWT6332 CS843 CF5705AE DB102 XCV60 6350IMS OPB813S7
Product Description
Full Text Search
 

To Download APW7037 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 APW7037/A/B
8-PIN Synchronous Buck PWM Controller
Features
* * *
Operating with Single 5V or 12V Input Drives N-Channel MOSFETs Simple Single-Loop Control Design
General Description
The APW7037 series are designed to provide a low cost synchronous Buck regulator for on-board DC to DC converter applications. The APW7037 series together with dual N-channel MOSFETs such as APM7313, provide a low cost solution for such applications. Each device features an internal 200/ 400kHz oscillator, Power-On-Reset (POR) for both VCC and VC supplies, an external programmable soft-start function as well as output under-voltage detection that latches off the device when an output short is detected.
- Voltage-Mode PWM Control - Full 0% to 100% Duty Ratio - Fast Transient Response * 2% Output Voltage Accuracy Over Temperature * Under-Voltage Protection for Output * 200/400kHz Constant Frequency Operation
-200kHz for APW7037 & APW7037B -400kHz for APW7037A
* *
Small size, 8-PIN Package (SOIC or TSSOP) Lead Free Available (RoHS Compliant)
Pin Description
Applications
* * * *
Graphics Cards DDR Memory Power Supply DDR Memory Termination Voltage Low-Voltage Distributed Power Supplies
FB VCC LDRV GND
1 2 3 4
8 7 6 5
SS COMP VC HDRV
ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders. www..com Copyright ANPEC Electronics Corp. 1 www.anpec.com.tw Rev. A.6 - Apr , 2005 www..com www..com
APW7037/A/B
Ordering and Marking Information
APW 7037/A/B
Lead Free Code Handling Code Temp. Range Package Code APW 7037/A/B XXXXX APW 7037/A/B XXXXX Package Code K : SO-8 R : TSSOP-8 Operating Junction Temp. Range C : 0 to 70C Handling Code TU : Tube TR : Tape & Reel Lead Free Code L : Lead Free Device Blank : Original Device XXXXX - Date Code
APW 7037/A/B K :
APW 7037/A/B R :
XXXXX - Date Code
Notes: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte in plate termination finish; which are fully compliant with RoHS and compatible with both SnPb and lead-free soldiering operations. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J STD-020C for MSL classification at lead-free peak reflow temperature.
Block Diagram
SS
20uA 4.5V 3.3V Max . 64uA POR Pow er On Res et Regulator
V CC
VC
HDRV
Under-V oltage V F BU V 25k Gate Control V CC
FB
25k V R EF Error A mp. OSC FOSC
PW M
LDRV
CO M P
G ND
Absolute Maximum Ratings
Description VCC to GND VC to GND Operating Junction Temperature Storage Temperature Soldering Temperature (10 Seconds) Minimum ESD Rating
Copyright ANPEC Electronics Corp. Rev. A.6 - Apr, 2005 2
Rating -0.2~30 -0.2~30 0~125 -65~150 300 2
Unit V V C C C kV
www.anpec.com.tw
APW7037/A/B
Thermal Characteristics
Symbol JA Parameter Thermal Resistance in Free Air 8-pin SOIC 8-pin TSSOP Value 160 124 Unit C/W
Electrical Characteristics
Unless otherwise specified, these specifications apply over VCC=5V, VC=12V and TA=0 to 70C. Typical values refer to TA=25. APW7037/A/B Symbol Parameter Test Conditions Min. Typ. Max. SUPPLY CURRENT ICC IC ICCQ ICQ VCC Dynamic Supply Current VC Dynamic Supply Current VCC Static Supply Current VC Static Supply Current Rising VCC Threshold VCC POR Hysteresis Rising VC Threshold VC POR Hysteresis OSCILLATOR APW7037 FOSC VOSC IFB1 IFB2 GM Free Running Frequency Ramp Amplitude FB Pin Input Bias Current FB Pin Input Bias Current Transconductance SS=3V, VFB=1V SS=0V, VFB=1V 450 APW7037A APW7037B ERROR AMPLIFIER 1 -64 600 750 nA A mho 180 360 180 200 400 200 1.10 220 440 220 V KHz 3.1 FOSC=200KHz, CL=1500pF FOSC=200KHz, CL=1500pF SS=GND SS=GND 2 2 0.5 0.2 4.0 3 5.5 1.5 0.4 4.2 0.25 3.3 0.2 3.5 5 8 3 1 4.4 mA mA mA mA V V V V Unit
POWER-ON RESET
REFERENCE VOLTAGE APW7037 1.225 1.250 1.275 VFB LREG FB Pin Regulation Voltage VFB Line Regulation VCC = 5~12V
3
APW7037A 0. 784 0. 800 0. 816 APW7037B 0.784 0.800 0.816 0.2 0.35
V %
Copyright ANPEC Electronics Corp. Rev. A.6 - Apr, 2005
www.anpec.com.tw
APW7037/A/B
Electrical Characteristics (Cont.)
Unless otherwise specified, these specifications apply over VCC=5V, VC=12V and TA=0 to 70C. Typical values refer to TA=25C. APW7037/A/B Symbol GATE DRIVERS HDRV Rising Time HDRV Falling Time LDRV Rising Time LDRV Falling Time Dead Band Time PROTECTION VFBUV FB Under-Voltage Threshold VFB Falling APW7037 APW7037A APW7037B VSD ISS Shutdown Threshold Voltage Pull the voltage of SS pin Soft-Start Current SS=0 10 0.4 0.3 0.3 0.6 0. 4 0.4 0.5 20 30 0.8 0. 5 0.5 V A V CL = 1500pF CL = 1500pF CL = 1500pF CL = 1500pF 50 20 15 25 25 150 50 50 50 50 250 nS nS nS nS nS Parameter Test Conditions Min. Typ. Max. Unit
Functional Pin Description
FB (Pin 1) Connect this pin to the output (VOUT) of the PWM converter via an external resistor divider to provide a voltage feedback path for the converter. The output voltage set by the resistor divider is determined using the following formula : R OUT VOUT = VREF x ( 1+ )
R GND
are measured with respect to this pin. HDRV (Pin 5) Connect this pin to the gate of the high-side power MOSFET. This pin provides the gate drive for the MOSFET. VC (Pin 6) This pin provides bias voltage to the high-side MOSFET driver. A bootstrap circuit may be used to pump a boot voltage for enforcing the driving capability of the gate driver and improving the performance of the MOSFET. COMP (Pin 7) This pin is the output of the error amplifier. Add an external resistor-capacitor network to provide a loop compensation for the PWM converter. SS (Pin 8) Connect a capacitor from this pin to ground.This capacitor, along with an internal 20uA current source, sets the soft-start interval of the PWM converter and prevents the outputs from overshoot as well as limits the input current. Pull this pin below 0.5V can shutdown the converter.
4 www.anpec.com.tw
where ROUT is the resistor connected from VOUT to FB , and RGND is the resistor connected from FB to ground. The voltage at this pin is also monitored for UnderVoltage protection. VCC (Pin 2) Connect this pin to input voltage from 5V to 20V. This pin provides the bias for the control circuitry and the low-side power MOSFET driver (LDRV). The voltage at this pin is monitored for Power-On Reset (POR) purpose. LDRV (Pin 3) Connect this pin to the gate of the low-side power MOSFET. This pin provides the gate drive for the MOSFET. GND (Pin 4) Signal and power ground for the IC. All voltage levels
Copyright ANPEC Electronics Corp. Rev. A.6 - Apr, 2005
APW7037/A/B
Typical Applications
1. Dual supply voltage(5V and 12V) application
R4 3 C1 1uF
+ 12V
C2 1uF
V CC
VC
C5 1uF
C4 100uF
L3 1uH
V IN + 5V C3 47uF
6
2
Q2 A P M 2300A C7 0.1uF
8
SS HDRV
5
U1 A P W 7037
3 7 LDRV CO M P
Q 1A A P M 7313
L4 3.3uH V OU T 1.5V /5 A
Shutdown
Q 1B A P M 7313 R1 249 R2 1.24k
C6,C9 2 x 150uF
R3 24k
G ND
FB
1
C8 2200pF
4
2. Single supply voltage(5V) application
R4 3 D1 1N4148 C2 1uF C6 1uF C3 0.1uF
8 SS H DR V 5
D3 1N4148 C1 1uF
6 2 V CC
D2 1N4148 V IN + 5V C4 47uF
VC
C5 100uF
L3 1uH
Q2 A P M 2300A C8 0.1uF
U1 A P W 7037
3 7 LD RV CO M P
Q1A A P M 7312
L4 3.3uH V OU T 1.5V /5 A
Shutdown
Q1B A P M 7312 R1 249 R2 1.24k
C7,C10 2 x 150uF
R3 24k
G ND
FB
1
C9 2200pF
4
Copyright ANPEC Electronics Corp. Rev. A.6 - Apr, 2005
5
www.anpec.com.tw
APW7037/A/B
Typical Applications (Cont.)
3. LCD Monitor Application Circuit
R8 0 R4 3 C11 1uF Q2 2N3904 E x tra Circ uit for V IN> 15V A pplic ation
R7 1k
D2 1N4148
R5 18k R6 10k
C12 0.1uF
U2 A P L431
D1 1N4148 C1 1uF
6 2 V CC VC
C2 1uF C3 0.1uF
C6 1uF
C5 470uF
L3 1uH
C4 47uF
V IN 9V ~ 22V
8
SS HDRV
5
C8 0.1uF
U1 A P W 7037
3 7 LDRV CO M P
Q 1A A P M 7313 R9 12 Q 1B A P M 7313 R10 12
L4 50uH V OU T 5V / 0.2~ 5 A C7,C10 2 x 470uF R1 3k
R3 24k
G ND
FB
1
C9 2200pF
R2 1k
Copyright ANPEC Electronics Corp. Rev. A.6 - Apr, 2005
4
6
www.anpec.com.tw
APW7037/A/B
Package Information
SOP-8 pin ( Reference JEDEC Registration MS-012)
E
H
e1 D
e2
A1
A
1 L
0.004max.
Dim A A1 D E H L e1 e2 1
Mi ll im et er s Min. 1. 35 0. 10 4. 80 3. 80 5. 80 0. 40 0. 33 1. 27B S C 8 Max . 1. 75 0. 25 5. 00 4. 00 6. 20 1. 27 0. 51 Min. 0. 053 0. 004 0. 189 0. 150 0. 228 0. 016 0. 013
0.015X45
Inche s Max . 0. 069 0. 010 0. 197 0. 157 0. 244 0. 050 0. 020 0. 50B S C 8
Copyright ANPEC Electronics Corp. Rev. A.6 - Apr, 2005
7
www.anpec.com.tw
APW7037/A/B
Package Information
TSSOP-8
e 87
2x E/2 E1 E S ( 2)
GAUGE PLANE
1
2
e/2
D A2 A b A1
0.25
L (L1) ( 3)
1
Dim A A1 A2 b D e E E1 L L1 R R1 S 1 2 3
Millimeters Min. 0.00 0.80 0.19 2.9 0.65 BSC 6.40 BSC 4.30 0.45 1.0 REF 0.09 0.09 0.2 0 12 REF 12 REF 0.004 0.004 0.008 0 4.50 0.75 0.169 0.018 Max. 1.2 0.15 1.05 0.30 3.1 Min. 0.000 0.031 0.007 0.114
Inches Max. 0.047 0.006 0.041 0.012 0.122 0.026 BSC 0.252 BSC 0.177 0.030 0.039REF
8
8 12 REF 12 REF
Copyright ANPEC Electronics Corp. Rev. A.6 - Apr, 2005
8
www.anpec.com.tw
APW7037/A/B
Physical Specifications
Terminal Material Lead Solderability Solder-Plated Copper (Solder Material : 90/10 or 63/37 SnPb), 100%Sn Meets EIA Specification RSI86-91, ANSI/J-STD-002 Category 3.
Reflow Condition
TP
(IR/Convection or VPR Reflow)
tp C ritical Z one T L to T P
R am p-up
T e m p e ra tu re
TL T sm ax
tL
T sm in R am p-down ts Preheat
25
t 25 C to Peak
T im e
Classificatin Reflow Profiles
Profile Feature Sn-Pb Eutectic Assembly Large Body Small Body Pb-Free Assembly Large Body Small Body 3C/second max. 150C 200C 60-180 seconds 3C/second max 217C 60-150 seconds 245 +0/-5C 250 +0/-5C 10-30 seconds 20-40 seconds
Average ramp-up rate 3C/second max. (TL to TP) Preheat - Temperature Min (Tsmin) 100C - Temperature Mix (Tsmax) 150C - Time (min to max)(ts) 60-120 seconds Tsmax to TL - Ramp-up Rate Tsmax to TL - Temperature(TL) 183C - Time (tL) 60-150 seconds Peak Temperature(Tp) 225 +0/-5C 240 +0/-5C Time within 5C of actual Peak 10-30 seconds 10-30 seconds Temperature(tp) Ramp-down Rate 6C/second max. 6 minutes max. Time 25C to Peak Temperature
Copyright ANPEC Electronics Corp. Rev. A.6 - Apr, 2005 9
6C/second max. 8 minutes max.
www.anpec.com.tw
Note: All temperatures refer to topside of the package. Measured on the body surface.
APW7037/A/B
Reliability test program
Test item SOLDERABILITY HOLT PCT TST ESD Latch-Up Method MIL-STD-883D-2003 MIL-STD-883D-1005.7 JESD-22-B, A102 MIL-STD-883D-1011.9 MIL-STD-883D-3015.7 JESD 78 Description 245C , 5 SEC 1000 Hrs Bias @ 125 C 168 Hrs, 100 % RH , 121C -65C ~ 150C, 200 Cycles VHBM > 2KV, VMM > 200V 10ms , Itr > 100mA
Carrier Tape & Reel Dimensions
t P P1 D Po E
F W
Bo
Ao
Ko D1
T2
J C A B
T1
Application
A 3301
B 62 1.5 D
SOP-8
F
C 12.75 +0.15 D1
J 2 + 0.5 Po
T1 12.4 +0.2 P1 2.0 0.1 T1 12.4 0.2 P1 2.0 0.1
T2 2 0.2 Ao 6.4 0.1 T2 2 0.2 Ao 7.0 0.1
W 12 + 0.3 - 0.1 Bo 5.2 0.1 W 12 0. 3 Bo 3.6 0.3
P 8 0.1 Ko 2.1 0.1 P 8 0.1 Ko
E 1.75 0.1 t 0.30.013 E 1.750.1 t
5.5 0.1 1.55 +0.1 1.55+0.25 4.0 0.1 Application A 330 1 TSSOP-8 F B 62 +1.5 D C 12.75+ 0.15 D1 1.5 + 0.1 J 2 + 0.5 Po 4.0 0.1
5.5 0. 1 1.5 + 0.1
1.6 0.1 0.30.013
(mm)
Copyright ANPEC Electronics Corp. Rev. A.6 - Apr, 2005 10 www.anpec.com.tw
APW7037/A/B
Cover Tape Dimensions
Application SOP- 8 TSSOP- 8 Carrier Width 12 12 Cover Tape Width 9.3 9.3 Devices Per Reel 2500 2500
Customer Service
Anpec Electronics Corp. Head Office : 5F, No. 2 Li-Hsin Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel : 886-3-5642000 Fax : 886-3-5642050 Taipei Branch : 7F, No. 137, Lane 235, Pac Chiao Rd., Hsin Tien City, Taipei Hsien, Taiwan, R. O. C. Tel : 886-2-89191368 Fax : 886-2-89191369
Copyright ANPEC Electronics Corp. Rev. A.6 - Apr, 2005
11
www.anpec.com.tw


▲Up To Search▲   

 
Price & Availability of APW7037

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X